

PAT-NO: JP411110083A
DOCUMENT-IDENTIFIER: JP 411110083 A
TITLE: INFORMATION PROCESSOR
PUBN-DATE: April 23, 1999

INVENTOR- INFORMATION:

NAME	COUNTRY
FUSE, SHOHEI	N/A
AMANO, OSAMU	N/A
TOIZONO, TAKESHI	N/A
NISHIHARA, TAKAHIRO	N/A
ITO, HIROSHI	N/A
KONDO, YOSHIHIRO	N/A

ASSIGNEE- INFORMATION:

NAME	COUNTRY
HITACHI LTD	N/A
HITACHI VIDEO & INF SYST INC	N/A

APPL-NO: JP09274091

APPL-DATE: October 7, 1997

INT-CL (IPC): G06F001/18, G06F001/20

ABSTRACT:

PROBLEM TO BE SOLVED: To simplify a feeding structure which supplies the power to a logical system unit from a power unit by connecting a power unit and a logical system unit to a power feed terminal to supply the power to the logical system unit from the power unit via a bus bar.

SOLUTION: A front face consists of the PL racks 14 and 15 in an information processor, and plural arithmetic units 1 are mounted on the

BEST AVAILABLE COPY

rack 15 with plural power units 2 mounted on the rack 14 respectively. A back face consists of a PL rack 5 where plural I/O units 30 and I/O power units 31 and an electronic device substrate 8 are mounted. Then a logical PL 3 and a power PL 4 are attached between the racks 14 and 15 of the front face and the rack 5 of the back face respectively. The signal connectors 9 are provided on both sides of the PL 3 and connected to the units 1, units 30 and the substrate 8. The feed connectors 10 provided on the front face of the PL 4 are divided into the connectors which are connected to the units 1 and the connectors which are connected to the units 2. These connectors are connected together via a bus bar 6.

COPYRIGHT: (C)1999, JPO

BEST AVAILABLE COPY